

IO Standard Based Low Power Design of RAM and Implementation on FPGA

Deepa Singh, Bishwajeet Pandey, and Manisha Pattanaik

Atal Bihari Vajpayee-Indian Institute of Information Technology and Management, Gwalior
 Email: gyancity@gyancity.com, deepa@iiitm.ac.in, manishapattanaik@iiitm.ac.in

Abstract—In this work, we are applying different LVCMOS based IO standard in the target design and maintain same drive strength for low power design. Spartan-3 is 90-nm FPGA, on which we implement our circuit to re-assure power reduction in memory design. Here, drive strength is 8mA uniform. Power consumption is increasing with LVCMOS12 than the power consumption with LVCMOS25 when frequency is higher than 1GHz. Power consumption is decreasing with LVCMOS12 than the power consumption with LVCMOS25 when frequency is lower than 1GHz. 1 GHz is a threshold on which there is change in behavior of power dissipation. There is 18.81% power reduction achieved when memory is operating with 1GHz clock frequency. Current is maximum 1.681A on 1 THz and current is minimum i.e. 0.026A on 1 MHz clock frequency.

Index Terms—LVCMOS, dynamic power, IO standard, RAM, drive strength, frequency.

I. INTRODUCTION

LVCMOS is Low Voltage Complementary Metal Oxide semiconductor based IO standards. This IO standard has different variety LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25 and LVCMOS33. LVCMOS15, LVCMOS25 takes 1.2V and 2.5V output driver voltage respectively. Internal supply voltage of FPGA is 1.2V and auxiliary supply voltage is 2.5V.




Figure 1. Top level schematic of RAM16

RAM has 4 inputs (addr, din, clock, and en) and one output (dout) as shown in Fig. 1. Address and Data input are of 4-bit width. Clk and enable is 1-bit input. When enable is high, RAM is in write mode. When enable is low, RAM is in read mode.

II. LITERATURE REVIEW

According to Reference [1], there is significant progress made by Behavioral synthesis tools in compiling hardware description language (HDL) programs into native generic register (NGR) format or RTL specifications. It is necessary to manually write code in order to use optimal resources in memory system optimization. Different automated memory optimization techniques have been proposed in recent years, such as data reuse and memory partitioning [1], but the integration problem is a challenge. Reference [1] shown FPGA behavioral synthesis is possible with integrating data reuse, loop pipelining, memory partitioning, and memory merging into an automated optimization flow (AMO). Reference [1] also develops memory padding to enhance memory partitioning of indices with mod operations. Experimental results on Xilinx Virtex-6 FPGAs show that integrated approach [1] can gain an average 5.8x throughput and 4.55x latency improvement compared to the approach without memory partitioning. Moreover, memory merging saves up to 44.32% of block RAM (BRAM). Reference [2] achieves 35.9% dynamic power reduction and 36.11% dynamic current reduction by shifting drive strength from 24mA to 2mA on LVCMOS25 when 2.5 V is output driver supply voltage and 1.0V is input supply voltage. [2] Also achieve 30% dynamic power reduction and 21.7% dynamic current reduction by shifting drive strength from 24mA to 2mA on LVCMOS12 when 1.2V is output driver supply voltage. In [3], a bus design techniques to achieve impedance matching and power distribution is described. In contrast to conventional schemes, the scheme in [3] is flexible to accept variance in the line impedance of each segment of the bus, and the impedance-matching resistance values are determined accordingly, in these way higher degrees of freedom for optimization is possible. General formulas of the optimal line impedances and matching resistances are derived in [3]. In [3], the ratios of master driver and branch receivers in term of power and voltage are also validated and verified, showing that these ratios are dependent on the branch number and master-to-branch impedance. Similar relations are also derived in [4] for the backward direction. Reference [4] provides a performance analysis of energy efficient and high performance Look up Table (LUT) with circuit technique. Proper sizing of each and every sleep transistors of LUT are done [4] to achieve an optimum power and energy delay relationship so that it

can be used for fast growing energy efficient applications. In reference [5], digitally controlled impedance IO Standard is used in memory interface design. In [5], 50% dynamic power reduction at 1.5V output driver voltage, 35.2% dynamic power reduction at 1.8V output driver voltage in comparison to 2.5V output driver voltage in DCI based IO standard is achieved. In reference [6], there is 81.19%, 92.05% dynamic power reduction when using LVC MOS12 in place of HSTL_II_18 and SSTL2_I_DCI respectively. Reference [6] also achieved 65.56%, 72.59% and 73.41% dynamic power reduction in ALU with LVDCI IO standard in place of LVDCI_DV2, HSTL_I, and LVC MOS12 respectively. There is 68.34% and 52.51% dynamic power reduction in ALU in [6] when using LVC MOS12 and LVC MOS15 in place of LVC MOS25. There is 62.45% dynamic power reduction in ALU, when we use HSTL_I in place of SSTL2_I_DCI in [6].

III. POWER ANALYSIS OF 4-BIT RAM

A. Power is Inversely Proportional to Clock Period

We know that,

$$P \propto 1/T \tag{1}$$

and

$$P \propto f \tag{2}$$

From Equation 1 and 2, total power decrease with increase in clock period and decrease in frequency. When using default IO standard LVC MOS25, at 1 ns clock period, total power is 101mW. At 10 ns clock period, total power reduce to 83mW. At 100 ns clock period, total power reduce to 0.081mW finally as shown in Table I. At 10GHz clock frequency, total power is 278mW. At 100 GHz, total power is 2067mW. At 1THz clock frequency, total power reduce to 19.616W finally.

TABLE I. POWER DISSIPATION USING LVC MOS25 IOS STANDARD

Frequency	Clocks Power	Leakage Power	Dynamic Power	Total Power
1THz	16.276	0.125	19.491	19.616
100GHz	1.628	0.118	1.949	2.067
10GHz	0.163	0.084	0.195	0.278
1GHz	0.016	0.081	0.019	0.101
100MHz	0.002	0.081	0.002	0.083
10MHz	0.000	0.081	0.000	0.081

Power dissipation is listed in Table I, when we use LVC MOS25 IO standards.

B. Power is Directly Proportional to Frequency

TABLE II. POWER DISSIPATION USING LVC MOS12 IOS STANDARD

Frequency	Clocks Power	Leakage Power	Dynamic Power	Total Power
1THz	16.276	0.122	22.247	22.370
100GHz	1.628	0.122	2.226	2.349
10GHz	0.163	0.081	0.224	0.305
1GHz	0.016	0.078	0.004	0.082
100MHz	0.002	0.078	0.004	0.082
10MHz	0.000	0.078	0.002	0.081

Power dissipation is listed in Table II, when we use LVC MOS12 IO standards.

C. Flow of Current in Device on Different Frequency

We know that, Current = Power/Voltage; current is directly proportional to Power. Here, current will increase with increase in power. From our Studies in Table I-II,

$$I \propto P \tag{3}$$

and we have,

$$P \propto f \tag{2}$$

From (3) and (2), we have

$$I \propto f \tag{4}$$

LVC MOS25 is using 2.5V output driver supply voltage, 2.5V auxiliary supply voltage for JTAG and configuration pin and 1.2V internal core supply voltage. Current Flow is listed in Table III when IO standard is LVC MOS25.

TABLE III. CURRENT FLOW IN 90-NM SPARTAN-3 FPGA USING LVC MOS25

	Source	Voltage	Total current(A)	Dynamic current(A)
1MHz	V _{ccint}	1.200	0.026	0.000
	V _{ccaux}	2.500	0.018	0.000
	V _{cco25}	2.500	0.002	0.000
10MHz	V _{ccint}	1.200	0.026	0.000
	V _{ccaux}	2.500	0.018	0.000
	V _{cco25}	2.500	0.002	0.000
100MHz	V _{ccint}	1.200	0.027	0.002
	V _{ccaux}	2.500	0.018	0.000
	V _{cco25}	2.500	0.002	0.000
1GHz	V _{ccint}	1.200	0.042	0.016
	V _{ccaux}	2.500	0.018	0.000
	V _{cco25}	2.500	0.002	0.000
10GHz	V _{ccint}	1.200	0.190	0.162
	V _{ccaux}	2.500	0.018	0.000
	V _{cco25}	2.500	0.002	0.000
100GHz	V _{ccint}	1.200	1.681	1.624
	V _{ccaux}	2.500	0.018	0.000
	V _{cco25}	2.500	0.002	0.000
1THz	V _{ccint}	1.200	1.681	1.624
	V _{ccaux}	2.500	0.018	0.000
	V _{cco25}	2.500	0.002	0.000

TABLE IV. CURRENT FLOW IN 90-NM SPARTAN-3 FPGA USING LVC MOS12

	Source	Voltage	Total current(A)	Dynamic current(A)
10MHz	V _{ccint}	1.200	0.027	0.001
	V _{ccaux}	2.500	0.018	0.000
	V _{cco12}	1.200	0.003	0.001
100MHz	V _{ccint}	1.200	0.028	0.002
	V _{ccaux}	2.500	0.018	0.000
	V _{cco12}	1.200	0.003	0.001
1GHz	V _{ccint}	1.200	0.045	0.019
	V _{ccaux}	2.500	0.018	0.000
	V _{cco12}	1.200	0.003	0.001
100GHz	V _{ccint}	1.200	1.916	1.854
	V _{ccaux}	2.500	0.018	0.000
	V _{cco12}	1.200	0.003	0.001
1THz	V _{ccint}	1.200	18.601	18.358
	V _{ccaux}	2.500	0.018	0.000
	V _{cco12}	1.200	0.003	0.001

LVC MOS12 is using 1.2V output driver supply voltage, 2.5V auxiliary supply voltage for JTAG and configuration pin and 1.2V internal core supply voltage. Current Flow is listed in Table IV when IO standard is LVC MOS12.

The default I/O standard in Spartan-3 is LVC MOS25. Therefore, voltage source is 2.5V Vcco25. VCCAUX supplies power to JTAG and dedicated configuration pins. It is independent of VCCO. The VCCAUX value may or may not equal to the VCCO or VREF value in the same bank. If VCCAUX and VCCO are both 2.5V on the same bank, then both can be powered by the same supply. VCCAUX is required regardless of the I/O standard used. VBATT does not draw any current when VCCAUX is applied; thus, the battery can be removed or exchanged. Core voltage means that the FPGA is working on this voltage. The IO voltage is the voltage supported by FPGA IOs; we use them in the different IO standards. VCCINT means a core voltage input, we have to connect this pin on a specific voltage. Vref is an IO for specific IO voltage standards like BLVDS, GTLP or others. VIN is an input voltage on a user defined pins.

D. Current Flow through VCCO

The default I/O standard in virtex-6 is LVC MOS25. Therefore, output driver supply voltage is 2.5V i.e. Vcco25. If we use LVC MOS12, then it changes to 1.2V i.e. Vcco12. Table V shows the flow of current due to output driver supply voltage (VCCO).

TABLE V. CURRENT FLOW THROUGH VCCO

Frequency	Total Current		Dynamic Current	
	VCCO12	VCCO25	VCCO12	VCCO25
1MHz	0.003	0.002	0.000	0.001
10MHz	0.003	0.002	0.000	0.001
100MHz	0.003	0.002	0.000	0.001
1GHz	0.003	0.002	0.000	0.001
10GHz	0.003	0.002	0.000	0.001
100GHz	0.003	0.002	0.000	0.001
1THz	0.003	0.002	0.000	0.001

E. Current Flow due to Auxiliary Supply Voltage

TABLE VI. CURRENT FLOW THROUGH VCCAUX

Frequency	Total Current	Dynamic Current
1MHz	0.018	0.000
10MHz	0.018	0.000
100MHz	0.018	0.000
1GHz	0.018	0.000
10GHz	0.018	0.000
100GHz	0.018	0.000
1THz	0.018	0.000

VCCAUX supplies power to JTAG and dedicated configuration pins. It is independent of VCCO. The VCCAUX value may or may not equal to the VCCO or VREF value in the same bank. If VCCAUX and VCCO are both 2.5V on the same bank, then both can be powered by the same supply. VCCAUX is required regardless of the I/O standard used. VBATT does not draw any current when VCCAUX is applied; thus, the battery can be removed or exchanged. Table VI shows

the flow of current due to auxiliary supply voltage (VCCO). Current flow due to VCCAUX is uniform and independent of clock frequency on which we operate our device as listed is Table VI.

F. Current Flow due to Core Supply Input Voltage

TABLE VII. CURRENT FLOW THROUGH VCCINT

Frequency	Total Current	Dynamic Current
1MHz	0.026	0.000
10MHz	0.026	0.000
100MHz	0.027	0.002
1GHz	0.042	0.016
10GHz	0.190	0.162
100GHz	1.681	1.624
1THz	1.681	1.624

Current flow due to internal supply voltage is dependent on frequency. Change in current with change in frequency is listed in Table VII. Current is maximum 1.681A on 1 THz and current is minimum i.e. 0.026A on 1 MHz clock frequency. Core voltage means that the FPGA is working on this voltage. The IO voltage is the voltage supported by FPGA IOs; we use them in the different IO standards. VCCINT means a core voltage input, we have to connect this pin on a specific voltage. Vref is an IO for specific IO voltage standards like BLVDS, GTLP or others. Vin is an input voltage on a user defined pins.

G. RTL Schematic of RAM

RTL is register-transfer level and is based on native generic register (NGR) file of target design. Fig. 2 shows the RTL schematic of the target design RAM. RTL schematic of this RAM has 1 16x4-bit single-port distributed RAM, 4 Registers, 4 Flip-Flops and 14 IOs.




Figure 2. RTL schematic of RAM

H. Technology Schematic of RAM

The technology schematic of target design RAM is shown in Fig. 3. It has one Inverter, four flip-flops, four RAMs, one global clock buffer, nine input buffers and four output buffers.

All used components are listed in Table VIII. Technology schematic is based on native generic circuit (NGC) file of this design. This is using 3 slices out of

available 4656 slices in Spartan-3. This is using 4 flip-flops out of available 9312 flip-flops in Spartan-3. This is using 5 LUT4 out of available 9312 LUTs in Spartan-3.

This is using 14 bonded IOBs out of available 232 bonded IOBs in Spartan-3. There is one global clock buffer is in use as shown in Fig. 3 and listed in Table VIII.




Figure 3. Technology schematic of RAM

TABLE VIII. CELL USAGE OF RAM IN 40-NM VIRTEX-6

Cell Usage of RAM		
Category	Component Name	Number of Component
BELS	Inverter	1
Flip-Flops/Latches	FDE	4
RAM	RAM16X1S	4
Clock Buffer	BUFGP	1
IO Buffer	IBUF	9
	OBUF	4

I. On Chip Resource Utilization in FPGA




Figure 4. On-Chip resource utilization by memory

As per shown in Fig. 4, Memory is using 4 out of 27936 registers, 4 out of 2793 LUT, 1 out of 32 global

clock buffers and 14 out of 232 IOs block available in Spartan-3 FPGA.

IV. CONCLUSION

In this work, we applied different LVCMOS based IO standard in the target design and maintain same 8mA drive strength. Power consumption is increasing with LVCMOS12 than the power consumption with LVCMO25 when frequency is higher than 1GHz. Power consumption is decreasing with LVCMOS12 than the power consumption with LVCMO25 when frequency is lower than 1GHz. 1 GHz is a threshold on which there is change in behavior of power dissipation. There is 18.81% power reduction achieved when memory is operating with 1GHz clock frequency. There is 18.81% power reduction achieved when memory is operating with 1GHz clock frequency. Current is maximum 1.681A on 1 THz and current is minimum i.e. 0.026A on 1 MHz clock frequency.

V. FUTURE SCOPE

We implemented this design on 90-nm Spartan-3 FPGA. We can implement this design on 40-nm Virtex-6 FPGA and 28-nm Virtex-7 FPGA. From the smallest target design four-bit RAM, we can proceed to larger memory in size of kilo byte (KB), megabyte (MB) and then reduce power consumption in significant amount. In this work, we work LVCMOS as IO standard; there is

scope to extent this work on other IO standard HSTL, SSTL and DCI.

ACKNOWLEDGMENT

The authors would like to thank Prof. S.G Deshmukh, Director ABV-IIITM for his research motivation and Support.

REFERENCES

- [1] Y. Wang, P. Zhang, X. Cheng, and J. Cong, "An integrated and automated memory optimization flow for FPGA behavioral synthesis," presented at 17th Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, 2012.
- [2] B. Pandey, M. Kumar, N. Robert, and M. Pattanaik, "Drive strength and LVCMOS based dynamic power reduction of ALU on FPGA," *Lecture Notes on Information Theory*, vol. 1, no. 1, March 2013.
- [3] Y. Yoon and D. K. Jeong, "A multidrop bus design scheme with resistor-based impedance matching on nonuniform impedance lines," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 58, no. 6, 2011.
- [4] D. Kumar, P. Kumar, and M. Pattanaik, "Performance analysis of 90nm look up table(LUT) for low power applications," presented at 13th Euromicro Conference On Digital System Design Architectures, Methods and Tools , Lille, France, 1-3 September, 2010.
- [5] B. Pandey and R. Kumar, "Low voltage DCI based low power VLSI circuit implementation on FPGA," presented at IEEE Conference on Information and Communication Technologies, 11-12 April, 2013.
- [6] J. Yadav, Y. Singh, R. Kumar, and S. Patel, "Energy efficient design and implementation of ALU on 40-nm FPGA," presented at International Conference on Energy Efficient Technologies for Sustainability, Nagercoil, Tamilnadu, April 10-12, 2013.



Deepa Singh Sisodiya received the B.E degree from Rajiv Gandhi Prodyogiki Vishwavidyalaya, Bhopal in 2002. She is pursuing Master of Technology in Computer Science Engineering from Rajiv Gandhi Prodyogiki Vishwavidyalaya, Bhopal. He is working in a ABV-IIITM Gwalior as Technical Assistant since 2010.

Her area of Interest is Website Management, Networking, Information Technology Services and Low Power Research in Hardware Design for Energy Efficient Green Computing.

Deepa has 12+ year work experience in different domain as Website Developer, Lecturer, Programmer, System Analyst and Application Software developer. She has worked in many state and central govt. organizations. She has been undertaking the responsibilities of administrative and technical matters related to the Institute.



Manisha Pattanaik received ME degree in Electronic Systems and Communications from NIT, Rourkela, India in 1997 respectively. She received the PhD degree from IIT Kharagpur, India in 2005. Dr. Manisha Pattanaik joined as Faculty at ABV-Indian Institute of Information Technology and Management, Gwalior, India in 2007.

She is currently an Associate Professor. She is working with more than 60 Co-Researcher from Industry and Academia to create a global educational excellence. She has authored and coauthored over 80 papers in journals and conference proceedings in various areas of VLSI design, applications and in Electronics Design Automation. She is a member of IEEE, Institute of Electronics, Information and Communication Engineers (IEICE), World Scientific and Engineering Academy and Society (WSEAS), Greece, and ISTE.



Bishwajeet Pandey received the Integrated BCA-MCA degree from The People's University, Delhi in 2009. He is pursuing Master of Technology in Computer Science Engineering with specialisation in VLSI from Indian Institute of Information Technology (IIIT), Gwalior. He is working in a joint research project of Centre for Development of Advanced Computing (C-DAC)

Noida and VLSI Design Lab of IIIT, Gwalior.

His area of Interest is Low Power Research in Hardware Design for Energy Efficient Green Computing.

Pandey has 8+ year work experience in different domain as Website Developer, Lecturer, Trainer, Cloud Manager and Application Software developer. He has authored and co-authored more than 30 papers in conference sponsored by IEEE, IACSIT and ISTE. He wins the best paper and best oral presentation award in ICNCS Singapore. He is a member of IACSIT and IEEE.