High Throughput– Resource Saving Hardware Implementation of AES-CCM for Robust Security Network

Dang Khoa Nguyen, Leonardo Lanante and Hiroshi Ochi
Dept. of Computer Science and Electronics
Kyushu Institute of Technology, Iizuka, Fukuoka, Japan
{khoa, leonardo, ochi}@dsp.cse.kyutech.ac.jp

Abstract—This paper presents a new architecture and ASIC implementation of high throughput of Counter with Cipher Block Chaining – Message Authentication Code (CCM) for robust security network such as gigabit wireless IEEE 802.11ac in case considering trade-off between throughput and resource saving. We propose a new architecture of AES-CCM core adopted in parallel which utilizes two separated AES forward cipher cores for MIC calculation in Counter (CTR) Mode and encryption or decryption data in Cipher Block Chaining (CBC) Mode. The implementation of AES-CCM core in Synopsys CMOS SAED90nm process achieves 2.69Gbps of throughput at 264MHz clock frequency. The proposed architecture of AES-CCM core reduces latency by one AES cycle in comparison with conventional architectures. In addition, the AES-CCM core supports both generation-encapsulation and decryption-verification process with symmetrical data processing routine. We also introduce an implementation of reordering AES transformation method comes along with composite Sbox in order to gain maximal period of the composition and saving resources compared to original AES algorithm implementation.

Index Terms—AES, AES-CCM, CCM, WPA2, 802.11i, Security

I. INTRODUCTION

Gigabit wireless communication has been the most remarkable requirement for the legacy IEEE 802.11 standard in recent years [1]. Many studies were published in this trend. Among those gigabit solutions, the IEEE 802.11ac is emerging as a promise to deliver the best end-user experience of gigabit wireless communication. The IEEE 802.11ac WLAN standard offers a maximum PHY data rate just under 7Gbps [2]. To adapt the high speed traffic in the MAC layer, throughput of CCMP (Counter with CBC-MAC Protocol) for security in the wireless communication network emerges as a paramount design aspect.

The CCMP is a security protocol which mandated for RSN (Robust Security Network) compliance to provide assurance of the confidentiality, authenticity, integrity, and replay protection. It becomes a popular security protocol for ensuring information data transmission over unsecured WLAN [3]. This protocol simultaneously offers two important features of security service, named data authentication and encryption, by combining the techniques of the Counter (CTR) mode and the Cipher Block Chaining – Message Authentication Code (CBC-MAC) mode [4]. In this study, we contribute a high throughput implementation of AES-CCM parallel architecture for IEEE 802.11ac standard.

The remainder of this paper is organized as follows. Section II presents a brief introduction and related works to implement the CCM protocol. Section III and IV provides short description of AES forward cipher algorithm and previous works. Then, the detail of AES-CCM proposed architecture is given in Section V. In Section VI, implementation results are summed up and then compared to other similar previous studies. Finally, section VII provides conclusion for this paper.

II. CCM PROTOCOL OVERVIEW

CCMP provides an assurance mechanism for data transmission by using any approved symmetric block cipher algorithm with the fixed size of data block of 128 bits [4]. CCM protocol aims to be used in the packet environment where input data is prerequisite before CCM is applied. It is not designed to support partial processing or stream processing [5]. In the IEEE 802.11 WLAN standard, CCM algorithm is defined in the amendment, named the IEEE 802.11i, which is specified as a part of security mechanisms for wireless networks based on AES (Advanced Encryption Standard) encryption algorithm. In this paper, the CCMP is implemented with the legacy IEEE 802.11i is discussed. The term AES-CCM is mentioned from now on to mean the CCM protocol scheme that has been designed to use AES algorithm with 128 bits key and 128 bits data block size as primitive block cipher.

AES-CCM consists of two related processes: generation-encryption and decryption-authentication. AES-CCM can be considered as an operation mode of AES cipher by integrating two operation modes of AES cipher which are CTR mode and CBC mode associated with encrypting/decrypting data and forming MIC (Message Integrity Check) function. The CTR and CBC operation are illustrated in Fig. 1 and Fig. 2 respectively. MIC is used for authentication and verification purpose. The input
data for each process include: payload, AAD (Additional Authentic Data), and a unique number NONCE. In the IEEE 802.11ac, the maximum length of payload data in MPDU is 16383 bytes [2]. AAD length is varied from 22 to 30 bytes depend on the presence of A4 and QC field in the MPDU header, NONCE length is 13 bytes. Those data are formatted into a 128-bit data blocks denoted as $B_0$, $B_1$, $B_{non}$, before processing. The formatting functions for $B_0$, $B_1$, $B_{non}$ are clearly specified in the NIST SP800-38C [4]. $B_0$ block is constructed from NONCE. The next two blocks $B_1$, $B_{non}$ are created from AAD data. The other blocks are formed from payload. Zero-padding at the lower significant bits is needed in case of empty bits are presented in the data block. The following are intended to explain those processes in detail.

In generation-encryption process, CBC mode is applied to NONCE, AAD data, payload in order to generate 8-byte MIC message; then CTR mode is applied to payload and 8-byte MIC message to form cipher text data. Thus, in the IEEE 802.11ac, the output MPDU from AES-CCM generation-encryption is expanded in comparison with the size of the input MPDU by 8 additional bytes of encrypted MIC. The expanded MPDU is shown in the Fig. 3.

Whereas decryption-verification process is different from encryption-decryption process, CTR mode is applied to encrypted-MPDU to recover MIC and corresponding payload. Then, CBC mode is applied to NONCE, AAD data and decrypted payload to reproduce MIC. The MIC in CBC mode is compared with the encrypted MIC in CTR mode in order to determine whether the received payload is correct or not. This step is called verification. Verification successfully provides authentication for the MPDU data.

CCM is designed to provide stronger assurance for authenticity than a checksum or error detection codes, such as parity check or CRC (Cyclic Redundancy Check) code [4]. CCM is not only detecting accidental modifications of the data, but also discovering intentional, unauthorized modifications from the opponents [4]. In addition, AES-CCM does not require the reverse cipher of AES because it was designed for symmetric-key cryptography.

The inputs, outputs, and pseudo code of the two CCM processes are explained in detail in Table 1. and Table II., respectively. We note that Plen, Clen, and Tlen correspond to the length in bits of payload, ciphertext and MIC.

III. AES FORWARD CIPHER ALGORITHM

AES, a symmetric-block cipher, was officially published in 2001 as a new American encryption standard [6]. AES has been selected to replace the old standard DES (Data Encryption Standard) because it was designed from the ground up rapidly, secure and be able to support varying computing devices.

<table>
<thead>
<tr>
<th>Process</th>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>Generation-</td>
<td>NONCE</td>
<td>Ciphertext C of the</td>
</tr>
<tr>
<td>Encryption</td>
<td>AAD data</td>
<td>purported payload P and</td>
</tr>
<tr>
<td></td>
<td>Payload P</td>
<td>MIC message</td>
</tr>
<tr>
<td>Decryption-</td>
<td>NONCE</td>
<td>Either payload P or</td>
</tr>
<tr>
<td>Verification</td>
<td>AAD data</td>
<td>INVALID</td>
</tr>
<tr>
<td></td>
<td>Ciphertext C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Cipher MIC</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Process</th>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>Generation-Encryption</td>
<td>NONCE</td>
<td>Ciphertext C of the</td>
</tr>
<tr>
<td></td>
<td>AAD data</td>
<td>purported payload P and</td>
</tr>
<tr>
<td></td>
<td>Payload P</td>
<td>MIC message</td>
</tr>
<tr>
<td>Decryption-Verification</td>
<td>NONCE</td>
<td>Either payload P or</td>
</tr>
<tr>
<td></td>
<td>AAD data</td>
<td>INVALID</td>
</tr>
<tr>
<td></td>
<td>Ciphertext C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Cipher MIC</td>
<td></td>
</tr>
</tbody>
</table>

In IEEE 802.11i, AES encryption for CCMP is standardized on the plaintext block and cipher key of 128 bits length. The original transformation structure of AES forward cipher algorithm is depicted in Fig. 4. The AES encryption treats 128 bits input block as group of 16 bytes organized in a 4x4 matrix named State. The AES cipher of 128 bits key length consists of an initial transformation, nine iterations, and last round. Initial transformation applies Add-Round-Key (ARK) function only. On the other hand, iteration includes of four transformation functions: Byte-Substitution (BS), Shift-Row (SR), Mix-
Column (MC), and ARK, while the last round executes three functions BS, SR and ARK. We notice that round-key is different from each other for each ARK function in initial round, iterations, and last round as well. Number of round-keys for AES forward cipher with 128-bit key length are 11. The extra 10 round-keys are obtained on-the-fly by applying key generation process called Key-Scheduling.

In this study, we have implemented AES encryption with a reordering BS transformation and SR transformation in the iterations of AES encryption algorithm, shown in Fig. 5. The combination of BS and SR provides maximal period value of the composition, approximately $2^{19}$, compared to original method is about $2^{18}$ [7].

In additional, we chose to implement AES cipher with composite Sbox instead of LUT or ROM. As you may know, SB function in AES cipher is a nonlinear transformation with compute multiplicative inverse in the finite field GF($2^8$) followed by an affine transformation which presents as the matrix $AT(a)$ below [7]. Thus, multiplicative inverse computation is an intensive effort as well as consuming resources if we do directly with GF($2^8$) arithmetic operation. In order to simplify the Sbox, we will figure the multiplicative inverse of the GF($2^8$) in its composite field GF($(2^4)^2$) [8].

$$AT(a) = C_{8x8}(a_7, a_6, a_5, a_4, a_3, a_2, a_1, a_0) \oplus (0,1,1,0,0,0,1,1)$$

where $C_{8x8}$ is circulant matrix

Every element in the GF($2^8$) is represented as a polynomial with the most power is seven. For example:

$$\{10100111\}_{2} = \{A7\}_{H} = x^7 + x^3 + x^2 + x + 1$$

Come up with the ideal to downgrade the complexity of computing multiplicative inverse in the GF($2^8$) which expressed in [8], we can represent an element in the GF($2^8$) as an element in its composite field GF($(2^4)^2$) as $(bx+c)$ with an appropriate irreducible polynomial $x^2 + x + \lambda$, where $b$ is the most 4 significant bits and $c$ is the least significant bits of the element in the GF($2^8$). Thus, the multiplicative inverse value can be obtained in the GF($(2^4)^2$) with the below formula [9]

$$(bx+c)^{-1} = b(b^2 B + b c A + c^{-1})^{-1} + (c + b A)(b^2 B + b c A + c^{-1})^{-1} (3)$$

In case of this work, we selected $x^2 + x + \lambda$ as irreducible polynomial A=1 and B=λ. Since then the formula above can be simplified as:

$$(bx+c)^{-1} = b(b^2 \lambda + b c + c^{-1})^{-1} + (c + b \lambda)(b^2 \lambda + b c + c^{-1})^{-1} (4)$$

The multiplicative inversion of an element in the GF($2^8$) now can be computed in the composite field GF($(2^4)^2$). We note that all the arithmetic operations of the formula below, multiply ($\cdot$), addition ($\oplus$), multiply with $\lambda$ ($\lambda x$), squaring ($x^2$) and multiplicative inversion ($x^{-1}$) are done in the GF($2^4$) instead of GF($2^8$). Fig. 6 depicts the multiplicative inversion block diagram in the composite field GF($(2^4)^2$).

IV. PREVIOUS RELATED WORKS

There are many hardware implementation approaches of AES-CCM in different design aspects e.g. AES-CCM sequential architecture [10] or interleave architecture [11], [12], [13] and [14] which uses one AES encryption core for both CTR and CBC mode for resources saving. Hence, its throughput is low. Another report for the Wireless Sensor Network (WSN) IEEE 802.15 considered the important design factor was energy [15]. Because of saving power, the core was operated at low clock
frequency. Consequently, throughput is low. In [16], the author used two AES encryption engines for CBC mode and CTR mode, but throughput was moderate. Those implementations may not be suitable for gigabit WLAN due to throughput results.

In addition, those studies gave a heed to design AES-CCM with generation-encryption process and did not pay attention on supporting both generation-encryption and decryption-verification. Therefore, the demand of high throughput AES-CCM aimed to Wi-Fi Protected Access 2 (WPA2) for the IEEE 802.11ac is pointed out. The next section, we provides discussion on AES-CCM implementation for gigabit communication which is capable of operating in both generation-encryption and decryption-verification modes.

V. AES-CCM PROPOSED ARCHITECTURE

The proposed architecture of AES-CCM for IEEE 802.11ac is shown in the Fig. 7. The AES-CCM core uses two AES forward cipher for CTR mode and CBC mode to enhance throughput.

Counter block is intended to increase by one for each payload block. The initial value of counter is set as counter generation function which defined by a combination of {Flag field, NONCE, Index} [4]. In IEEE 802.11ac, Flag field is set to 01H. Index starts counting from 0000 and counted up by one until it reaches to the number of blocks in MPDU data. Index zero is reserved for encryption or decryption MIC. The number of blocks in MPDU is calculated by rounding up quotient of the variable described length in bytes of MPDU divides 8. 4to1 MUX is a multiplexer which controlled by CCM FSM. 4to1 MUX and 2to1 MUX are employed to choose the suitable data input for CBC mode corresponding to each state of CCM process. The block called AUTH provides authentication for the MPDU data when the core performs encryption-verification process. The AUTH_VALID signal is asserted if and only if the encrypted MIC from CTR mode equals to the retrieved MIC from CBC mode.

The block named CCM FSM is a finite state machine. It provides control to AES CTR, AES CBC, Counter, AUTH block as well as 4to1 MUX. This FSM is designed to achieve the symmetrical in data processing for generation-encryption and decryption-verification procedure. The timing diagram of the proposed architecture of AES-CCM is illustrated in Fig. 8 and Fig. 9 for generation-encryption and decryption-verification processes, respectively.

In the CCM algorithm, the data processing flows for generation-encryption and decryption-verification are different. To obtain the symmetry, counter is handled to increase by 1 right after the AAD1 phase. Counter is reset to index zero at the phase of processing last payload block. This counter value with index zero is supplied to CTR mode for calculating MIC message. We note that the DATAOUT of CTR mode is encrypted payload in the generation-encryption process or decrypted payload if the AES-CCM core operates in decryption-verification mode. The implementation results and comparisons of the proposed AES-CCM core are mentioned in the next section.

VI. IMPLEMENTATION RESULTS AND COMPARISONS

The design of CCM-AES core was written in Verilog HDL language, simulated in Modelsim SE6.6a with several test vectors [17] and synthesized in Synopsys Design Compiler target CMOS SAED90nm process.

Table. III. summarizes some design results, such as the use of resources, throughput, implementation target, and latency, of our design in comparison with the other studies as well as commercial product, such as AES-CCM core from Helion[18].
We assumed a 1020-byte payload data to AES-CCM core under clock frequency 264MHz for computing throughput. With that input data, AES-CCM core needs to process 67 blocks of 128-bit (3 additional blocks are NONCE and AAD data). In our design, the number of clock cycles for processing one block data, which called AES cycle, is 12. We obtained throughput by (5). Where, \( N \) is the number of blocks of payload data.

\[
\text{Throughput} = \frac{N \times 128}{(N + 3) \times 12} \times 264 \quad (5)
\]

It can be seen that our design accomplishes the requirement of operation with gigabit WLAN communication in IEEE 802.11ac. In comparison with other reports, our design performs high throughput and short latency. However, we use more resources than the commercial product [18]. That can be explained by our proposed AES-CCM core was designed in parallel architecture.

VII. CONCLUSIONS

This paper has proposed thenovel high throughput parallel architecture of AES-CCM forthie IEEE 802.11ac standard. We also introduce the symmetrical architecture of AES-CCM which supports both generation-encryption and decryption-verification processes in an equivalent data processing routine. Moreover, we have employed AES forward cipher with a reordering transformation to enhance period of the composition compared to original algorithm. The hardware implementation results confirm that our design achieves throughput of 2.69Gbps and takes only 36 clock cycles to respond to the input payload. For those advantages, the AES-CCM core is well suited and ready to integrate into VLSI gigabit wireless communication applications, such as the VHT WLANs IEEE 802.11ac chip.

REFERENCES


Dang Khoa Nguyen received the B.S. in electronic engineering from Techno-Logyn 2008 and M.S. in microelectronics from University of Science in 2012, both in Ho Chi Minh city, Vietnam. He is currently pursuing PhD degree in computer science in Kyushu Institute of Technology, Fukuoka, Japan. His re-search interests include wireless security and wireless systems.

Leonardo Lanante received the B.S. and M.S. in electrical engineering both from University of the Philippines in 2005 and 2007 respectively. He received his PhD in computerscience in Kyushu Institute of Technology in 2011. He is currently pursuing a post-doctoral research also in Kyushu Institute of Technology. His research interests include synchronization algorithms and wireless signal processing for MIMO OFDM.

Hiroshi Ochireceived Ph.D. degree in Tokyo Metropolitan University in 1991 and MBA degree from Kyushu University in 2007. He is currently with Kyushu Institute of Technology as a professor in computer and electronics engineering department from 1999. His current researches include wireless signal processing, VLSI chip design and MOT education. He is also a CEO of adventure company namedRadarixco.ltd.